verilog, 50 bytes

Result

WA

Duration

565ms

Code [DL]

module z;initial begin $write(18070);end endmodule

stdin

94 59 27
03 20 54
05 27 28
92 10 29

stdout

      18070

stderr

strace