verilog, 167 bytes

Result

AC

Duration

807ms

Code [DL]

module c;reg[407:0]b={51{8'h20}}^42,c,i;initial begin
c=$fgets(i,1<<31);while($fgets(c,1<<31))$write("%s",i);i^=b;while(!(i&(c^b)))i|=i<<8;$write("%s",i);end
endmodule

stdin

                     T                            
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                K                                 

stdout

                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                     T                            
                tttttt                             

stderr

strace

10    execve("/bin/sh", ["/bin/sh", "/root/script", "/volume/CODE"], 0x7fff8302b940 /* 9 vars */) = 0
11    execve("/usr/local/bin/iverilog", ["/usr/local/bin/iverilog", "-o", "/tmp/code", "/volume/CODE"], 0x556c02f17d50 /* 9 vars */) = 0
12    execve("/bin/sh", ["sh", "-c", "/usr/local/lib/ivl/ivlpp  -L -F\""...], 0x7ffdd42dfd20 /* 9 vars */) = 0
14    execve("/usr/local/lib/ivl/ivl", ["/usr/local/lib/ivl/ivl", "-C/tmp/ivrlh3999c4e2", "-C/usr/local/lib/ivl/vvp.conf", "--", "-"], 0x55de5d42c2d0 /* 9 vars */) = 0
13    execve("/usr/local/lib/ivl/ivlpp", ["/usr/local/lib/ivl/ivlpp", "-L", "-F/tmp/ivrlg23999c4e2", "-f/tmp/ivrlg3999c4e2", "-p/tmp/ivrli3999c4e2"], 0x55de5d42c2e8 /* 9 vars */) = 0
13    +++ exited with 0 +++
12    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=13, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
14    +++ exited with 0 +++
12    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=14, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
12    +++ exited with 0 +++
11    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=12, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
11    +++ exited with 0 +++
10    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=11, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
16    execve("/tmp/code", ["/tmp/code"], 0x556c02f17cf0 /* 9 vars */) = 0
15    execve("/bin/cat", ["cat", "-"], 0x556c02f17d08 /* 9 vars */) = 0
15    +++ exited with 0 +++
10    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=15, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
16    +++ exited with 0 +++
10    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=16, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
17    execve("/bin/rm", ["rm", "/tmp/code"], 0x556c02f17c98 /* 9 vars */) = 0
17    +++ exited with 0 +++
10    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=17, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
10    +++ exited with 0 +++