verilog, 248 bytes

Result

AC

Duration

853ms

Code [DL]

module c;integer b,c,i;initial begin
begin:a
while(1)begin
c=$fgetc(1<<31);if(c==8'h54)disable a;$write("%c",c);end
end
b=0;while(b==0)begin
for(i=0;i<51;i++)begin
$write("%c",(c+b));c=$fgetc(1<<31);if(c==8'h4b)b=1;end
$write("+");end
end
endmodule

stdin

                   T                              
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
                                                  
  K                                               

stdout

                   T                              
                   +                               
                   +                               
                   +                               
                   +                               
                   +                               
                   +                               
                   +                               
                   +                               
                   +                               
                   +                               
                   +                               
                   +                               
                   +                               
                   +                               
  L!!!!!!!!!!!!!!!!+

stderr

strace

11    execve("/bin/sh", ["/bin/sh", "/root/script", "/volume/CODE"], 0x7ffdcf9b48a0 /* 9 vars */) = 0
12    execve("/usr/local/bin/iverilog", ["/usr/local/bin/iverilog", "-o", "/tmp/code", "/volume/CODE"], 0x564a72ce1d50 /* 9 vars */) = 0
13    execve("/bin/sh", ["sh", "-c", "/usr/local/lib/ivl/ivlpp  -L -F\""...], 0x7ffe6d557450 /* 9 vars */) = 0
14    execve("/usr/local/lib/ivl/ivlpp", ["/usr/local/lib/ivl/ivlpp", "-L", "-F/tmp/ivrlg265c2bef9", "-f/tmp/ivrlg65c2bef9", "-p/tmp/ivrli65c2bef9"], 0x5646b404e2e8 /* 9 vars */ <unfinished ...>
15    execve("/usr/local/lib/ivl/ivl", ["/usr/local/lib/ivl/ivl", "-C/tmp/ivrlh65c2bef9", "-C/usr/local/lib/ivl/vvp.conf", "--", "-"], 0x5646b404e2d0 /* 9 vars */ <unfinished ...>
14    <... execve resumed> )            = 0
15    <... execve resumed> )            = 0
14    +++ exited with 0 +++
13    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=14, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
15    +++ exited with 0 +++
13    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=15, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
13    +++ exited with 0 +++
12    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=13, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
12    +++ exited with 0 +++
11    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=12, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
17    execve("/tmp/code", ["/tmp/code"], 0x564a72ce1cf0 /* 9 vars */) = 0
16    execve("/bin/cat", ["cat", "-"], 0x564a72ce1d08 /* 9 vars */) = 0
16    +++ exited with 0 +++
11    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=16, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
17    +++ exited with 0 +++
11    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=17, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
18    execve("/bin/rm", ["rm", "/tmp/code"], 0x564a72ce1c98 /* 9 vars */) = 0
18    +++ exited with 0 +++
11    --- SIGCHLD {si_signo=SIGCHLD, si_code=CLD_EXITED, si_pid=18, si_uid=0, si_status=0, si_utime=0, si_stime=0} ---
11    +++ exited with 0 +++